

CS & IT ENGINEERING



COMPUTER ORGANIZATION AND ARCHITECTURE

Memory Organization

Lecture No.- 3

By- Vishvadeep Gothi sir



Recap of Previous Lecture



Topic

Memory Address Decoder

Topic

Main Memory: RAM, ROM

Topic

RAM Chip

Topic

ROM Chip

Topics to be Covered



Topic

Multiple Chips in Single Memory System

Topic

DRAM Refresh



Topic : Multiple Chips in Single Memory System

Total memory Capacity = no. of chips * 1 chip capacity

#Q. How many 64 bytes RAM chips are needed to provide a memory capacity of 1Kbytes?

$$\frac{1KB}{64B} = \frac{2^{10}}{2^6} = 2^4 = \underline{\underline{16}} \text{ ans.}$$

#Q. Total memory capacity is 8 Mbytes, if we use 16 chips of size 512Kbytes each?

$$\begin{aligned} &= \underline{16} * \underline{512 \text{ KB}} \\ &= 2^{23} \text{ B} \\ &= 8 \text{ MB} \end{aligned}$$




Topic : Multiple Chips in Single Memory System

32×8 bits chip 0 $\Rightarrow 5$ bits
 32×8 bits chip 1 $\Rightarrow 5$ bits
 64×8 bits $\Rightarrow$ address = 6 bits

6 bits CPU generates

0	0000000	chip 0
⋮	⋮	
31	0111111	
32	1000000	chip 1
⋮	⋮	
63	1111111	






Topic : Multiple Chips in Single Memory System

$$\underline{32 \times 8 \text{ bits} \Rightarrow 4 \text{ chips}}$$

↓

$$\text{Total capacity} = 128 \times 8 \text{ bits} \Rightarrow \text{add.} = 7 \text{ bits}$$



vertical arrangement $\Rightarrow$ needed when no. of addresses only
are more in total mem. system
than single mem. chip.

$\rightarrow 2^7 \Rightarrow 7 \text{ lines}$

- #Q. (a) How many 128×8 bits RAM chips are needed to provide a memory capacity of 2048 bytes?
- (b) How many lines of the address bus must be used to access 2048 bytes of memory? How many of these lines will be common to all chips?
- (c) How many lines must be decoded for chip select? Specify the size of decoder?

$$(a) \quad \frac{2048 \text{ bytes}}{128 \times 8 \text{ bits}} = \frac{2^{11}}{2^7} = 2^4 = 16$$


(b) 11 lines
7 lines common

(c) 4 lines
4x16 decoder

#Q. How many 128×8 bits RAM chips are needed to provide a memory capacity of 128×16 bits?

$$\frac{128 \times 16}{128 \times 8} = 2$$

cpu generates add. = 7 bits
chip can understand add. = 7 bits



Horizontal arrangement $\Rightarrow$

when the mem. to build require more bits per address than bits per address in single chip.

#Q. How many 128×8 bits RAM chips are needed to provide a memory capacity of 512×16 bits?


$\rightarrow 2^7 \Rightarrow 7 \text{ bits}$

$$= \frac{512 \times 16}{128 \times 8} = 4 \times 2 = 8 \text{ chips}$$



Topic : Solution

Hybrid



#Q. How many $32K \times 1$ RAM chips are needed to provide a memory capacity of 256K bytes?

$$\frac{\overset{8}{256K} \overset{8}{\text{bytes}}}{\overset{8}{32K} \times \overset{8}{1} \text{ bit}}$$


$$= 64 \text{ chips}$$

default unit $\Rightarrow$ bits


- A** 8
- B** 32
- C** 64 ✓
- D** 128

Ques) A mem. system has 32 chips total
5x32 decoder always needed?

if arrangement $\Rightarrow$ vertical





arrangement





Topic : DRAM Refresh



chip refresh time = no. of rows of cells in chip * 1 refresh time

n chips mem. system refresh time = 1 chip refresh time

ques) A chip of size 512×8 bits has 64 rows of cells.
1 refresh takes 5 ns.
Then chip refresh time = 320 ns?

Solⁿ

$$64 * 5 = 320 \text{ ns}$$


ques) In above questⁿ, no. of cells per row = 8 ?

Solⁿ

$$512 = 64 \times x$$

$$x = \frac{512}{64} = 8$$

Refresh Period :-



$$\begin{aligned}\text{fraction of time available for R/W} &= \frac{50}{60} \\ &= \frac{5}{6} \\ &= \frac{5}{6} \times 100\%\end{aligned}$$

#Q. Consider a DRAM which can be refreshed in 10ns. The refresh period is 0.05 microseconds. = 50 ns

1. % of time taken in refresh? $\frac{10}{50} = 0.2 = 20\%$

2. % of time remaining for read write is? = $\frac{40}{50} = 0.8 = 80\%$

#Q. A main memory unit with a capacity of 4 megabytes is built using $1\text{M} \times 1\text{-bit}$ DRAM chips. Each DRAM chip has 1K rows of cells with 1K cells in each row. The time taken for a single refresh operation is 100 nanoseconds. The time required to perform one refresh operation on all the cells in the memory unit is?


- A** 100 nanoseconds
- B** ✓ 100×2^{10} nanoseconds
- C** 100×2^{20} nanoseconds
- D** 3200×2^{20} nanoseconds

$$= 1K * 100ns$$

ques) In prev. questⁿ $\Rightarrow$ how multiple chips arranged?

Solⁿ

$$\frac{4 \times 8}{1 \times 1 \text{ bit}} = 32 \text{ chips}$$



#Q. A DRAM chip of $128K \times 8$ bits has x rows of cells with y cells in each row? If DRAM takes 20ns for 1 refresh and 10240ns for entire chip refresh then the value of $x + y$ is 768?

$$10240^{\text{ns}} = x * 20\text{ns}$$

$$x = \frac{10240}{20} = 512$$

$$x * y = 128K$$

$$512 * y = 2^{17}$$

$$y = 2^8 = 256$$

$$x + y$$

$$= 512 + 256$$

$$= 768$$

#Q. A 32-bit wide main memory unit with a capacity of 1 GB is built using 256M X 4-bit DRAM chips. The number of rows of memory cells in the DRAM chip is 2^{14} . The time taken to perform one refresh operation is 50 nanoseconds. The refresh period is 2 milliseconds. The percentage (rounded to the closet integer) of the time available for performing the memory read/write operations in the main memory unit is _____?



2 mins Summary



Topic

Multiple Chips in Single Memory System

Topic

DRAM Refresh





Happy Learning

THANK - YOU

